The C-PHY encoder limits the possible voltage states from 8 (2^3) to 6, throwing out the cases where all three lines have the same voltage (111 or 000). This is done to ensure that at least two lines have opposite voltage during every transition. It also forces a voltage state change at every transition. By doing so, it is guaranteed that a clock can be recovered, regardless of what data is being sent.