It is the goal of CHDLogic to provide active leadership and support in developing and maintaining affordable Front-End Digital Logic Designs.

 

Contact

+1-800-456-478-23

411 University St, Seattle

[email protected]

Linkedin

Tx Dual-Edge Flip Flop

Tx Dual-Edge Flip Flop

MIPI-DPHY’s Dual-Edge Flip Flop (DEFF) module is used to send serial data on both edges of high speed  DDR clock (1.25 GHz) .

MuxOut represents the DEFF’s output in the following simulation.


Simulation Waveform